RTL to vFactoryEDA, CAD e simulação de nova geração

Do design RTL a circuitos, PCB, 3D (ALcad) e simulação de processos e fabricação (fábrica virtual), tudo integrado em um único aplicativo Digital Design Studio.

Comece grátis Ver preços Comece grátis no Cloud

FileEditViewGo

ExplorerSearchAnalysisAI

DESIGN MODULES

temp_code_space

altifigence_npu_top:41

u_npu_controller_topnpu_controller_top:89

u_Global_SchedulerGlobal_Scheduler:122

u_mem_dispatchermem_dispatcher:206

u_HP_buffermem_HP_buffer:247

u_fmap_prepreprocess_fmap:269

u_systolic_engineGEMM_systolic_top:305

u_sign_recGEMM_sign_recovery:350

u_norm_lowergemm_result_normalizer:356

u_norm_uppergemm_result_normalizer:366

u_CVO_topCVO_top:506

CVO_top:41

Constants / headers0

SUBMODULES38

AXIL_CMD_IN:31

AXIL_STAT_OUT:29

barrel_shifter_BF16:20

ctrl_npu_decoder:27

ctrl_npu_frontend:24

CVO_cordic_unit:26

CVO_sfu_unit:31

CVO_top:41

fmap_cache:30

FROM_gemm_result_packer:28

SOURCE FILES85

SVAlgorithms.sv

SValtifigence_npu_top.sv

SVAXIL_CMD_IN.sv

SVAXIL_STAT_OUT.sv

SVbarrel_shifter_BF16.sv

SVBF16_math.sv

CONSTRAINTS0

PROJECT CONFIGURATION1

DOCUMENTS0

PHYSICAL DESIGN1

TESTBENCHES

Select a design module, then Ctrl+click testbenches to link them.

tb_CVO_top_golden:26

tb_barrel_shifter_BF16:21

tb_ctrl_npu_decoder:19

tb_v002_runtime_smoke_program:17

41module CVO_top (

// The sub_emax bf16_add (align + 25-bit add + normalize) is the integrated worst

// path; even after the 1a/1b split the align+add together were too long, so the

// barrel-shift align and the 25-bit add are now separated by their own register

// (sa0 holds the sign-extended aligned operands). Latency +1, bit-identical.

bf16_t sa_av_wire, sa_bv_wire;

logic [ 7:0] sa_emax_wire;

logic [23:0] sa_aa_wire, sa_ba_wire;

always_comb begin : comb_sub_emax_align

sa_av_wire = to_bf16(in_data_s0);

sa_bv_wire = to_bf16({~in_emax_s0[15], in_emax_s0[14:0]}); // -e_max

sa_emax_wire = (sa_av_wire.exp > sa_bv_wire.exp) ? sa_av_wire.exp : sa_bv_wire.exp;

sa_aa_wire = align_to_emax(sa_av_wire, sa_emax_wire);

sa_ba_wire = align_to_emax(sa_bv_wire, sa_emax_wire);

end

// Stage sa0 — register the sign-extended aligned operands (align off the adder).

logic signed [24:0] sa0_aa, sa0_ba;

logic [ 7:0] sa0_emax;

logic [15:0] sa0_pass;

logic sa0_subemax;

logic sa0_valid;

always_ff @(posedge clk) begin

if (!rst_n || i_clear) begin

sa0_valid <= 1'b0;

end else begin

sa0_aa <= $signed({sa_aa_wire[23], sa_aa_wire});

sa0_ba <= $signed({sa_ba_wire[23], sa_ba_wire});

sa0_emax <= sa_emax_wire;

sa0_pass <= in_data_s0;

sa0_subemax <= uop_flags.sub_emax;

sa0_valid <= in_valid_s0;

end

// Stage 1a-back — the 25-bit signed add, now isolated on its own register stage.

logic signed [24:0] sa_sum;

logic [ 7:0] sa_emax;

logic [15:0] sa_pass; // in_data_s0 carried for the non-sub_emax case

logic sa_subemax;

logic sa_valid;

always_ff @(posedge clk) begin

if (!rst_n || i_clear) begin

sa_valid <= 1'b0;

end else begin

sa_sum <= sa0_aa + sa0_ba;

sa_emax <= sa0_emax;

sa_pass <= sa0_pass;

sa_subemax <= sa0_subemax;

sa_valid <= sa0_valid;

end

Executive summary

altifigence_npu_top · Full bundle B

This stored analysis run brings together 12 artifacts. The report links each observation to the source artifact.

Waveform capture B	Signals 148
Schematic snapshot B	Instances 42
seed-full-analysis-run	Kernels 6
Path analyzer B	Paths 31
Memory dump B	Regions 6
Event timeline B	Events 11.1k
Perf chart B	MAC avg 44.2%
Timing report B	WNS -0.07 ns
PPA snapshot B	Power 21.3 W
Evidence bundle B	Claims 14
Data flow B	Nodes 36
3D canvas B	Grid 32 × 32

Module	altifigence_npu_top
Source	rtl/altifigence-v002/LLM/rtl/top/altifigence_npu_top.sv
Run	altifigence-npu-full-v003
Named view	Full bundle B
Artifacts	12

Methodology

The report reads the saved analysis bundle and reorganizes its metrics, detail rows, and notes into document sections.

Each artifact retains its own units and status. Compare neighboring metrics within the same artifact, then follow its source path to the stored evidence.

Waveform	signal transitions and capture timing
Schematic	module connections and structural evidence
Roofline	compute throughput and arithmetic intensity
Path	critical paths and timing evidence
Memory	memory traffic and bandwidth
Events	recorded event activity
Perf	performance samples and utilization trends
Timing	timing margins
PPA	power, performance, and area estimates
Signoff	stored validation evidence
Data Flow	data movement between compute stages
3D Canvas	stored spatial and placement evidence

Findings register

Flagged metrics from the stored artifacts.

Waveform · MAC util	47.5%
Waveform · Stalls	518
Schematic · Inline	1
Schematic · Diagnostics	2
Path · Worst slack	-0.07 ns
Path · Logic levels	14
Path · Fanout	26
Memory · Reads	1.4 GB/s
Memory · Writes	1.6 GB/s
Events · MAC	36%
Events · Stalls	18%
Perf · MAC avg	44.2%
Perf · L2 write	39.6%
Timing · WNS	-0.07 ns
Timing · TNS	-0.41 ns
Timing · Failing	3
PPA · Power	21.3 W
PPA · LUT util	67%
PPA · DSP util	79%
PPA · Freq	950 MHz
Signoff · Passed	10
Signoff · Open	4
Signoff · Coverage	78%
Data Flow · Edges	63
Data Flow · Max depth	11
Data Flow · Hot path	HP→DISP→MAC
3D Canvas · Avg util	41.7%
3D Canvas · Peak PE	99%
3D Canvas · Idle PEs	173

Report summary

Waveform capture B	Signals 148
Schematic snapshot B	Instances 42
seed-full-analysis-run	Kernels 6
Path analyzer B	Paths 31
Memory dump B	Regions 6
Event timeline B	Events 11.1k
Perf chart B	MAC avg 44.2%
Timing report B	WNS -0.07 ns
PPA snapshot B	Power 21.3 W
Evidence bundle B	Claims 14
Data flow B	Nodes 36
3D canvas B	Grid 32 × 32

01Waveform

Waveform capture B

4 metrics · 2 rows · 0 notes

4981200 cycles · 32 cores · higher stall density

Interpretation

The Waveform section reviews signal transitions and capture timing. It reorganizes 4 metric(s), 2 detail row(s), and 0 note(s) from the “Waveform capture B” artifact into report form.

The first observation is MAC util = 47.5%. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 2.

The Waveform section contains critical-level signals. Use the 2 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is MAC util = 47.5%, and source path is analyze/altifigence-npu-full-v003/waveform.json. The interpretation is linked to stored analysis output.

The “Waveform capture B” result in Waveform requires additional review. Compare MAC util = 47.5% against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Waveform requires careful interpretation. MAC util = 47.5% and 2 flagged metric(s) remain the main review points.

Metrics

Signals	148
Ticks	4.98M
MAC util	47.5%
Stalls	518

Details

Top scope	u_gemm_systolic_top
Playhead	cycle 90210

analyze/altifigence-npu-full-v003/waveform.json

02Schematic

Schematic snapshot B

4 metrics · 0 rows · 0 notes

Same hierarchy with fewer expanded inline blocks

Interpretation

The Schematic section reviews module connections and structural evidence. It reorganizes 4 metric(s), 0 detail row(s), and 0 note(s) from the “Schematic snapshot B” artifact into report form.

The first observation is Inline = 1. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 2.

The Schematic section contains warning-level signals. Use the 2 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Inline = 1, and source path is analyze/altifigence-npu-full-v003/schematic.json. The interpretation is linked to stored analysis output.

The “Schematic snapshot B” result in Schematic requires additional review. Compare Inline = 1 against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Schematic requires careful interpretation. Inline = 1 and 2 flagged metric(s) remain the main review points.

Metrics

Instances	42
Nets	186
Inline	1
Diagnostics	2

analyze/altifigence-npu-full-v003/schematic.json

03Roofline

seed-full-analysis-run

4 metrics · 0 rows · 0 notes

Full bundle B · altifigence_npu_top

Interpretation

The Roofline section reviews compute throughput and arithmetic intensity. It reorganizes 4 metric(s), 0 detail row(s), and 0 note(s) from the “seed-full-analysis-run” artifact into report form.

The first observation is Kernels = 6. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 0.

Read the Roofline metrics alongside the stored evidence and neighboring artifacts.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Kernels = 6, and source path is analyze/altifigence-npu-full-v003/roofline.json. The interpretation is linked to stored analysis output.

The source artifact preserves the values shown in this report.

AI opinion

AI opinion: compare Kernels = 6 with neighboring artifacts before drawing a conclusion.

Metrics

Kernels	6
Intensity	11.8
Achieved	15.1 GOPS
Avg util	41.7%

analyze/altifigence-npu-full-v003/roofline.json

04Path

Path analyzer B

4 metrics · 2 rows · 0 notes

Weight dispatcher queue path is tighter

Interpretation

The Path section reviews critical paths and timing evidence. It reorganizes 4 metric(s), 2 detail row(s), and 0 note(s) from the “Path analyzer B” artifact into report form.

The first observation is Worst slack = -0.07 ns. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 3.

The Path section contains critical-level signals. Use the 3 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Worst slack = -0.07 ns, and source path is analyze/altifigence-npu-full-v003/path-analyzer.json. The interpretation is linked to stored analysis output.

The “Path analyzer B” result in Path requires additional review. Compare Worst slack = -0.07 ns against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Path requires careful interpretation. Worst slack = -0.07 ns and 3 flagged metric(s) remain the main review points.

Metrics

Paths	31
Worst slack	-0.07 ns
Logic levels	14
Fanout	26

Details

Start	GEMM_weight_dispatcher/clk
End	mem_u_operation_queue/push

analyze/altifigence-npu-full-v003/path-analyzer.json

05Memory

Memory dump B

4 metrics · 2 rows · 0 notes

HP buffer pressure elevated

Interpretation

The Memory section reviews memory traffic and bandwidth. It reorganizes 4 metric(s), 2 detail row(s), and 0 note(s) from the “Memory dump B” artifact into report form.

The first observation is Reads = 1.4 GB/s. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 2.

The Memory section contains warning-level signals. Use the 2 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Reads = 1.4 GB/s, and source path is analyze/altifigence-npu-full-v003/memory.json. The interpretation is linked to stored analysis output.

The “Memory dump B” result in Memory requires additional review. Compare Reads = 1.4 GB/s against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Memory requires careful interpretation. Reads = 1.4 GB/s and 2 flagged metric(s) remain the main review points.

Metrics

Regions	6
Reads	1.4 GB/s
Writes	1.6 GB/s
Watches	3

Details

Hot region	HP Buffer FIFO
Cursor	0x1000_0140

analyze/altifigence-npu-full-v003/memory.json

06Events

Event timeline B

4 metrics · 2 rows · 0 notes

More systolic stalls in mid window

Interpretation

The Events section reviews recorded event activity. It reorganizes 4 metric(s), 2 detail row(s), and 0 note(s) from the “Event timeline B” artifact into report form.

The first observation is MAC = 36%. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 2.

The Events section contains critical-level signals. Use the 2 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is MAC = 36%, and source path is analyze/altifigence-npu-full-v003/events.json. The interpretation is linked to stored analysis output.

The “Event timeline B” result in Events requires additional review. Compare MAC = 36% against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Events requires careful interpretation. MAC = 36% and 2 flagged metric(s) remain the main review points.

Metrics

Events	11.1k
Cycles	220
MAC	36%
Stalls	18%

Details

Peak lane	SYSTOLIC_STALL
Marker	cycle 142

analyze/altifigence-npu-full-v003/events.json

07Perf

Perf chart B

4 metrics · 0 rows · 0 notes

Lower MAC util with heavier DMA write share

Interpretation

The Perf section reviews performance samples and utilization trends. It reorganizes 4 metric(s), 0 detail row(s), and 0 note(s) from the “Perf chart B” artifact into report form.

The first observation is MAC avg = 44.2%. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 2.

The Perf section contains warning-level signals. Use the 2 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is MAC avg = 44.2%, and source path is analyze/altifigence-npu-full-v003/perf.json. The interpretation is linked to stored analysis output.

The “Perf chart B” result in Perf requires additional review. Compare MAC avg = 44.2% against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Perf requires careful interpretation. MAC avg = 44.2% and 2 flagged metric(s) remain the main review points.

Graph

Metrics

MAC avg	44.2%
L2 read	35.8%
L2 write	39.6%
Samples	256

analyze/altifigence-npu-full-v003/perf.json

08Timing

Timing report B

4 metrics · 2 rows · 0 notes

Post-impl summary — one failing path cluster

Interpretation

The Timing section reviews timing margins. It reorganizes 4 metric(s), 2 detail row(s), and 0 note(s) from the “Timing report B” artifact into report form.

The first observation is WNS = -0.07 ns. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 3.

The Timing section contains critical-level signals. Use the 3 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is WNS = -0.07 ns, and source path is analyze/altifigence-npu-full-v003/timing.json. The interpretation is linked to stored analysis output.

The “Timing report B” result in Timing requires additional review. Compare WNS = -0.07 ns against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Timing requires careful interpretation. WNS = -0.07 ns and 3 flagged metric(s) remain the main review points.

Metrics

WNS	-0.07 ns
TNS	-0.41 ns
Failing	3
Endpoints	18.2k

Details

LUT	43,910
DSP	528

analyze/altifigence-npu-full-v003/timing.json

09PPA

PPA snapshot B

4 metrics · 0 rows · 0 notes

Higher power for lower achieved throughput

Interpretation

The PPA section reviews power, performance, and area estimates. It reorganizes 4 metric(s), 0 detail row(s), and 0 note(s) from the “PPA snapshot B” artifact into report form.

The first observation is Power = 21.3 W. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 4.

The PPA section contains critical-level signals. Use the 4 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Power = 21.3 W, and source path is analyze/altifigence-npu-full-v003/ppa.json. The interpretation is linked to stored analysis output.

The “PPA snapshot B” result in PPA requires additional review. Compare Power = 21.3 W against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: PPA requires careful interpretation. Power = 21.3 W and 4 flagged metric(s) remain the main review points.

Metrics

Power	21.3 W
LUT util	67%
DSP util	79%
Freq	950 MHz

analyze/altifigence-npu-full-v003/ppa.json

10Signoff

Evidence bundle B

4 metrics · 0 rows · 1 notes

Regression vs bundle A on stall and timing claims

Interpretation

The Signoff section reviews stored validation evidence. It reorganizes 4 metric(s), 0 detail row(s), and 1 note(s) from the “Evidence bundle B” artifact into report form.

The first observation is Passed = 10. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 3.

The Signoff section contains critical-level signals. Use the 3 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Passed = 10, and source path is analyze/altifigence-npu-full-v003/evidence.json. The interpretation is linked to stored analysis output.

The “Evidence bundle B” result in Signoff requires additional review. Compare Passed = 10 against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Signoff requires careful interpretation. Passed = 10 and 3 flagged metric(s) remain the main review points.

Metrics

Claims	14
Passed	10
Open	4
Coverage	78%

Notes

Regression: timing closure and stall-rate claims diverged from bundle A.

analyze/altifigence-npu-full-v003/evidence.json

11Data Flow

Data flow B

4 metrics · 3 rows · 1 notes

HP buffer back-pressure adds a feedback edge into the dispatcher

Interpretation

The Data Flow section reviews data movement between compute stages. It reorganizes 4 metric(s), 3 detail row(s), and 1 note(s) from the “Data flow B” artifact into report form.

The first observation is Edges = 63. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 3.

The Data Flow section contains critical-level signals. Use the 3 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Edges = 63, and source path is analyze/altifigence-npu-full-v003/dataFlow.json. The interpretation is linked to stored analysis output.

The “Data flow B” result in Data Flow requires additional review. Compare Edges = 63 against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: Data Flow requires careful interpretation. Edges = 63 and 3 flagged metric(s) remain the main review points.

Metrics

Nodes	36
Edges	63
Max depth	11
Hot path	HP→DISP→MAC

Details

Source node	axi_hp_weight_dma
Sink node	result_packer
Feedback	hp_buffer_full → dispatcher

Notes

Back-pressure feedback edge present in this run; raises the longest dependency chain to 11.

analyze/altifigence-npu-full-v003/dataFlow.json

123D Canvas

3D canvas B

4 metrics · 2 rows · 1 notes

Hot cluster in the south-east quadrant from DMA write stalls

Interpretation

The 3D Canvas section reviews stored spatial and placement evidence. It reorganizes 4 metric(s), 2 detail row(s), and 1 note(s) from the “3D canvas B” artifact into report form.

The first observation is Avg util = 41.7%. This value should be read against the neighboring metrics in the same artifact; the current flagged metric count is 3.

The 3D Canvas section contains critical-level signals. Use the 3 flagged metric(s) to trace cause and scope.

Evidence basis

This section summarizes 4 metric evidence item(s). The representative metric is Avg util = 41.7%, and source path is analyze/altifigence-npu-full-v003/canvas3d.json. The interpretation is linked to stored analysis output.

The “3D canvas B” result in 3D Canvas requires additional review. Compare Avg util = 41.7% against neighboring artifacts and inspect the detailed path in the full viewer.

AI opinion

AI opinion: 3D Canvas requires careful interpretation. Avg util = 41.7% and 3 flagged metric(s) remain the main review points.

Metrics

Grid	32 × 32
Avg util	41.7%
Peak PE	99%
Idle PEs	173

Details

Hottest tile	row 27 · col 29
Cold band	cols 0–6 starved

Notes

Utilisation skewed: a hot SE cluster coexists with a starved west band under heavier DMA writes.

analyze/altifigence-npu-full-v003/canvas3d.json

Traceability matrix

Waveform capture B	analyze/altifigence-npu-full-v003/waveform.json
Schematic snapshot B	analyze/altifigence-npu-full-v003/schematic.json
seed-full-analysis-run	analyze/altifigence-npu-full-v003/roofline.json
Path analyzer B	analyze/altifigence-npu-full-v003/path-analyzer.json
Memory dump B	analyze/altifigence-npu-full-v003/memory.json
Event timeline B	analyze/altifigence-npu-full-v003/events.json
Perf chart B	analyze/altifigence-npu-full-v003/perf.json
Timing report B	analyze/altifigence-npu-full-v003/timing.json
PPA snapshot B	analyze/altifigence-npu-full-v003/ppa.json
Evidence bundle B	analyze/altifigence-npu-full-v003/evidence.json
Data flow B	analyze/altifigence-npu-full-v003/dataFlow.json
3D canvas B	analyze/altifigence-npu-full-v003/canvas3d.json

Technical conclusion

The Perf artifact reports MAC avg = 44.2%, with two metrics flagged for review. Compare the heavier DMA write share against the Memory and Waveform artifacts.

Waveform · MAC util	47.5%
Waveform · Stalls	518
Schematic · Inline	1
Schematic · Diagnostics	2
Path · Worst slack	-0.07 ns
Path · Logic levels	14
Path · Fanout	26
Memory · Reads	1.4 GB/s
Memory · Writes	1.6 GB/s
Events · MAC	36%
Events · Stalls	18%
Perf · MAC avg	44.2%
Perf · L2 write	39.6%
Timing · WNS	-0.07 ns
Timing · TNS	-0.41 ns
Timing · Failing	3
PPA · Power	21.3 W
PPA · LUT util	67%
PPA · DSP util	79%
PPA · Freq	950 MHz
Signoff · Passed	10
Signoff · Open	4
Signoff · Coverage	78%
Data Flow · Edges	63
Data Flow · Max depth	11
Data Flow · Hot path	HP→DISP→MAC
3D Canvas · Avg util	41.7%
3D Canvas · Peak PE	99%
3D Canvas · Idle PEs	173

07 Perf chart B

The representative metric for 07 Perf chart B is MAC avg = 44.2%. This category expands into lower artifact nodes in document form.

Reading focus

TOP

You are at the top of 07 Perf chart B. Confirm what artifact or report stage this category represents before reading details.

Current artifact

Artifact	Perf
Metric	MAC avg 44.2%
Status	WARN

9 Cells20/20 NetsrtlRoutes: ✓

altifigence_npu_top

Search messages, codes and tagsAll levels

02:15:48 PMeditor · DDS-A100Output panel ready.

02:16:05 PMeditor · DDS-A100Split view enabled (horizontal).

02:21:37 PMSave · DDS-W100File saved.

02:24:12 PMeditor · DDS-A100Split view closed.

02:24:19 PMeditor · DDS-A100Split view enabled (horizontal).

02:31:50 PMSave · DDS-W100File saved.

<40s

Indexação AST rápida¹

Análise incremental de grandes bases RTL e módulos com milhões de linhas em menos de 40 segundos

100%

Conformidade de sintaxe²

Todos os casos de uma suíte designada de regressão de sintaxe IEEE 1800-2017 SystemVerilog aprovados

10x

Ciclos de verificação mais curtos³

Reduza ciclos de depuração com análise automática de DRC e CDC antes da síntese

Zero

Interfaces abertas sem dependência de fornecedor⁴

Conecte pipelines existentes por MCP e CLI

Sua IA preferida. Suas ferramentas de projeto habituais.

Integrações de modelos de IA⁵

Tecnologias e ferramentas compatíveis⁵

Hardware de código aberto projetado com Altifigence⁶

Um projeto de referência de hardware de código aberto sintetizado e verificado com a cadeia de ferramentas da Altifigence.

PCCX.ai Documentação do projeto GitHub

Carregando notícias.

Notas de versão

Altifigence Docs

Digital Design Studio

IDE SystemVerilog e Verilog com prioridade ao trabalho local
Simulação RTL, rastreamento e inspeção de formas de onda VCD
Projeto de ISA e Evolve no Flow Navigator
Agent com aprovação para leituras do projeto

ALcad

Esquemas e layout de PCB em um só espaço CAD
Espaços de CAD 3D e montagem 3D
Simulação de circuitos e importação de modelos SPICE de fabricantes
Saída Gerber X2 e arquivos de furação Excellon

Altifigence Cloud

Espaços de trabalho de projeto no navegador
Integrações CLI e MCP
QUOTA semanal compartilhada por execuções no Cloud e o Agent
Compartilhamento de projeto por link com leitura por padrão

Plataforma para desenvolvedores

Desenvolva com Altifigence

Explore Digital Design Studio com Evolve, ALcad, Cloud, API, CLI e MCP para seu fluxo de desenvolvimento de chips.

Documentação

Documentação para desenvolvedores

Guias técnicos de análise AST e síntese, referências de produtos, especificações API e CLI e integrações MCP.

Investimentos e parceiros

Consultas de investimento e parceria

Informações da empresa e canais oficiais para investidores, parceiros globais e colaboração no ecossistema.

01 / Projeto digitalGratuito · Iniciante

Circuitos lógicos digitais

Parta dos sinais digitais e de portas básicas como AND, OR e XOR para projetar circuitos combinacionais, latches, flip-flops, contadores e máquinas de estados. Relacione tabelas-verdade, equações, circuitos e formas de onda, e confira-os nas práticas de RTL. Os aprofundamentos opcionais chegam a caminhos de dados e interfaces.

Projeto combinacional e sequencialSystemVerilog

Ver curso

02 / Projeto digitalGratuito · Fundamentos

Fundamentos de projeto RTL

Expresse circuitos digitais em SystemVerilog. Estude tipos, larguras, sinal, lógica combinacional e sequencial, módulos, parâmetros e generate, verificando limites e falhas com bancos de teste independentes. Conclua conectando pulsos periódicos a um acumulador e registrando evidências reproduzíveis.

SystemVerilogProjeto de módulos

Ver curso

03 / Projeto digitalIn preparation

RTL Design: Datapaths & Pipelines

Build a small computing system by connecting arithmetic and control, then explore pipelined execution.

DatapathsPipelines

Ver curso

¹Ambiente e escopo da medição de desempenho AST
“Menos de 40 segundos” é o tempo de atualização AST incremental quando o Digital Design Studio processa uma alteração RTL predefinida em PCCX v002, em nuvem com 8 CPUs virtuais, 32 GiB de memória e Ubuntu 24.04 LTS. O valor é a mediana de 30 medições com o mesmo estado inicial e condições de alteração, após a análise inicial e 3 execuções de aquecimento. Exclui análise completa inicial, upload do projeto e transferência de rede. O tempo real pode variar conforme estrutura do projeto, extensão das alterações, cache e recursos do servidor.
²Taxa de aprovação e escopo do suporte a linguagens
“100%” é a proporção dos casos designados que atingiram os resultados esperados em uma suíte predefinida de regressão sintática SystemVerilog baseada em PCCX v002, usando a versão medida do Digital Design Studio. Falhas e casos ignorados não contam como aprovados. O valor se limita ao escopo indicado: não representa conformidade com todo o padrão SystemVerilog, exatidão da simulação ou síntese nem compatibilidade completa com ferramentas de terceiros. Não inclui suporte ou validação de Sail.
³Base de comparação e método de medição
“Até 10×” compara o tempo de retorno da validação por reanálise completa e incremental para alterações predefinidas em PCCX v002, na mesma nuvem e versão do Digital Design Studio. Os dois métodos usam o mesmo escopo DRC/CDC e critérios de avaliação. Em cada método, calcula-se a mediana de 30 medições após 3 aquecimentos. A razão divide a mediana completa pela incremental; informa-se o maior valor entre os cenários predefinidos. Isso não implica redução equivalente de todo o ciclo de projeto e verificação. Os resultados variam com o projeto e o ambiente.
⁴Escopo da integração por interfaces
“Abertura” significa que o Digital Design Studio pode se conectar a ferramentas externas e pipelines de automação por MCP e comandos CLI. Funcionalidades e escopo podem variar com versão, configuração do destino, permissões e licenças. Não significa que todo o produto seja de código aberto ou compatível com qualquer ferramenta externa.
⁵Aviso sobre marcas e licenças
Os direitos sobre nomes e logotipos de terceiros pertencem aos respectivos titulares. São exibidos para identificar tecnologias compatíveis e integrações e, salvo indicação expressa, não implicam parceria, patrocínio, certificação ou garantia entre essas entidades e a Altifigence. Cada tecnologia e ferramenta está sujeita às licenças e condições de seu titular.
⁶Condições de uso de hardware de código aberto
O código público relacionado a PCCX v002 está sujeito às licenças e avisos do repositório correspondente. O repositório de integração KV260 vinculado usa Apache License 2.0; se um arquivo ou componente externo indicar outra licença, ela prevalece. Consulte a licença de cada documento ou imagem. A permissão de uso do código público não concede permissão de uso de marcas, nomes ou logotipos.

RTL to vFactoryEDA, CAD e simulação de nova geração

Executive summary

Input lineage

Methodology

Findings register

Report summary

Waveform capture B

Interpretation

Evidence basis

AI opinion

Metrics

Details

Schematic snapshot B

Interpretation

Evidence basis

AI opinion

Metrics

seed-full-analysis-run

Interpretation

Evidence basis

AI opinion

Metrics

Path analyzer B

Interpretation

Evidence basis

AI opinion

Metrics

Details

Memory dump B

Interpretation

Evidence basis

AI opinion

Metrics

Details

Event timeline B

Interpretation

Evidence basis

AI opinion

Metrics

Details

Perf chart B

Interpretation

Evidence basis

AI opinion

Graph

Metrics

Timing report B

Interpretation

Evidence basis

AI opinion

Metrics

Details

PPA snapshot B

Interpretation

Evidence basis

AI opinion

Metrics

Evidence bundle B

Interpretation

Evidence basis

AI opinion

Metrics

Notes

Data flow B

Interpretation

Evidence basis

AI opinion

Metrics

Details

Notes

3D canvas B

Interpretation

Evidence basis

AI opinion

Metrics

Details

Notes

Traceability matrix

Technical conclusion

Sua IA preferida. Suas ferramentas de projeto habituais.

Hardware de código aberto projetado com Altifigence⁶